

. بو 1





4








Figure 1.4. On-Board Memory Map










§ 7
Figure 1/7. PCA Block Diagram










Figure 1.9. Comparator and DAC Diagram





: 🖺

M

Figure 5.2. ADC Track and Conversion Example Timing





Figure 5.3. Temperature Sensor Transfer Function



#13

Figure 3.14. ADC Window Interrupt Examples, Right Justified Data

	Input Voltage (AD0 - AGND)	ADC Data Word	
	REF x (4095/4096)	0x0FFF	1
			ADWINT not affected
		0x0201	
	REF x (512/4096)	0x0200	ADCOLTH:ADCOLTL
		0x01FF 0x0101	ADWINT=1
_	REF x (256/4096)	0x0100	ADC0GTH:ADC0GTL
•		0x00FF	ADWINT not affected
_	0	0x0000	

Input Voltage (AD0 - AGND)	ADC Data Word	
REF x (4095/4096)	0x0FFF	ADWINT=1
REF x (512/4096)	0x0200	ADCOGTH:ADCOGTL
	0x01FF 0x0101	ADWINT not affected
REF x (256/4096)	0x0100	ADCOLTH:ADCOLTL
0	0x00FF	ADWINT=1

Given:

AMX0SL = 0x00, AMX0CF = 0x00, ADLJST = 0, ADC0LTH:ADC0LTL = 0x0200, ADC0GTH:ADC0GTL = 0x0100.

An ADC End of Conversion will cause an ADC Window Compare Interrupt (ADWINT=1) if the resulting ADC Data Word is < 0x0200 and > 0x0100.

Given:

AMX0SL = 0x00, AMX0CF = 0x00, ADLJST = 0, ADC0LTH:ADC0LTL = 0x0100, ADC0GTH:ADC0GTL = 0x0200.

An ADC End of Conversion will cause an ADC Window Compare Interrupt (ADWINT=1) if the resulting ADC Data Word is < 0x0100 or > 0x0200.

Input Voltage (AD0 - AD1)	ADC Data Word	
REF x (4095/4096)	0x07FF]
		ADWINT not affected
	0x0101	
REF x (256/4096)	0x0100	ADCOLTH:ADCOLTL
	0x00FF	151111
	0×0000	ADWINT=1
REF x (-1/4096)	0xFFFF	ADC0GTH:ADC0GTL
	0xFFFE	
		, ,
		ADWINT not affected
-REF	0xF800	

Input Voltage (AD0 - AD1)	ADC Data Word	
REF x (4095/4096)	0x07FF])
,	**	ADWINT=1
	0x0101]
REF x (256/4096)	0x0100	ADC0GTH:ADC0GTL
	0x00FF	ADWINT
	0x0000	not affected
REF x (-1/4096)	0xFFFF	ADC0LTH:ADC0LTL
	0xFFFE	5.
		ADWINT=1
-REF	0xF800	

Given:

AMX0SL = 0x00, AMX0CF = 0x01, ADLJST = 0, ADC0LTH:ADC0LTL = 0x0100, ADC0GTH:ADC0GTL = 0xFFFF.

An ADC End of Conversion will cause an ADC Window Compare Interrupt (ADWINT=1) if the resulting ADC Data Word is < 0x0100 and > 0xFFFF. (Two's

Given:

AMX0SL = 0x00, AMX0CF = 0x01, ADLJST = 0, ADC0LTH:ADC0LTH = 0xFFFF, ADC0GTH:ADC0GTL = 0x0100.

An ADC End of Conversion will cause an ADC Window Compare Interrupt (ADWINT=1) if the resulting ADC Data Word is < 0xFFFF or > 0x0100. (Two's Complement

CCDA 25768 Window Interrupt Examples, Left Input Voltage ADC Data Input Voltage (AD0 - AGND) ADC Data Word (ADO - AGND) Word REF x (4095/4096) 0xFFF0 REF x (4095/4096) 0xFFF0 **ADWINT** not affected ADWINT=1 0x2010 0x2010 REF x (512/4096) 0x2000 ADCOLTH:ADCOLTL REF x (512/4096) 0x2000 ADCOGTH:ADCOGTL 0x1FF0 0x1FF0 ADWINT=1 **ADWINT** 0x1010 not affected 0x1010 REF x (256/4096) 0x1000 ADC0GTH:ADC0GTL REF x (256/4096) 0x1000 ADC0LTH:ADC0LTL 0x0FF0 0x0FF0 ADWINT ADWINT=1 not affected 0x0000 0x0000 Given: AMXOSL = 0x00, AMXOĆF = 0x00, ADLJST = 1, AMXOSL = 0x00, AMXOCF = 0x00, ADLJST = 1, ADC0LTH:ADC0LTL = 0x2000, ADCOLTH:ADCOLTL = 0x1000. ADC0GTH:ADC0GTL = 0x1000.ADC0GTH:ADC0GTL = 0x2000.An ADC End of Conversion will cause an ADC Window An ADC End of Conversion will cause an ADC Compare Interrupt (ADWINT=1) if the resulting ADC Window Compare Interrupt (ADWINT=1) if the Data Word is < 0x2000 and > 0x1000. resulting ADC Data Word is < 0x1000 or > 0x2000. Input Voltage ADC Data Input Voltage ADC Data (AD0 - AD1) Word (AD0 - AD1) Word REF x (4095/4096) 0x7FF0 REF x (4095/4096) 0x7FF0 ADWINT not affected ADWINT=1 0x1010 0x1010 REF x (256/4096) 0x1000 ADCOLTH:ADCOLTL REF x (256/4096) 0x1000 ADCOGTH:ADCOGTL 0x0FF0 0x0FF0 ADWINT=1 ADWINT 0x0000 not affected 0x0000 REF x (-1/4096) 0xFFF0 ADCOGTH:ADCOGTL REF x (-1/4096) 0xFFF0 ADCOLTH:ADCOLTL 0xFFE0 0xFFE0 ADWINT ADWINT=1 not affected -REF 0x8000 0x8000 -REF Given: Given: AMXOSL = 0x00, AMXOCF = 0x01, ADLJST = 1, AMX0SL = 0x00, AMX0CF = 0x01, ADLJST = 1, ADC0LTH:ADC0LTL = 0x1000ADC0LTH: ADC0LTH = 0xFFF0. ADC0GTH:ADC0GTL = 0xFFF0.

ADC0GTH:ADC0GTL = 0x1000.

math.)

An ADC End of Conversion will cause an ADC Window

Compare Interrupt (ADWINT=1) if the resulting ADC

Data Word is < 0xFFF0 or > 0x1000. (Two's Complement

An ADC End of Conversion will cause an ADC Window

Compare Interrupt (ADWINT=1) if the resulting ADC

Data Word is < 0x1000 and > 0xFFF0.

Complement math.)

are given in 1 able 0.1.

Figure 64. DAC Functional Block Diagram






Figure 7.T. Comparator Functional Block Diagram



2017

Figure 3.2. Comparator Hysteresis Plot



odenica cero

1=

Figure & A. Voltage Reference Functional Block Diagram






Figure 9.1. CIP-51 Block Diagram









FIGURE 21

Figure 10.1. Flash Program Memory Security Bytes



FLASH Read Lock Byte

- Bits7-0: Each bit locks a corresponding block of memory. (Bit 7 is MSB.)
 - 0: Read operations are locked (disabled) for corresponding block across the JTAG interface.
 - 1: Read operations are unlocked (enabled) for corresponding block across the JTAG interface.

FLASH Write/Erase Lock Byte

- Bits7-0: Each bit locks a corresponding block of memory.
 - 0: Write/Erase operations are locked (disabled) for corresponding block across the JTAG interface.
 - 1: Write/Erase operations are unlocked (enabled) for corresponding block across the JTAG interface.

FLASH Access Limit Register (FLACL)

The content of this register is used as the high byte of the 16-bit software read limit address. The 16-bit read limit address value is calculated as 0xNN00 where NN is replaced by content of this register on reset. Software running at or above this address is prohibited from using the MOVX and MOVC instructions to read, write, or erase, locations below this address. Any attempts to read locations below this limit will return the value 0x00.







Figure 12.1. Oscillator Diagram



3926

Figure 13.2. Port I/O Cell Block Diagram








Figure 14.1. SMBus Block Diagram



BIZT

Figure 14.2. Typical SMBus Configuration








Figure 18.1. SPI Block Diagram




20 30 29

Figure 15.2. Typical SPI Interconnection




数30 每


Figure 15.3. Full Duplex Operation




CCDA 25,768 31/50

Figure 15.4. Data/Clock Timing Diagram








CCDA 25,768 34/50



rocking of the Figure 16.4. UART Mode 1 Timing Diagram MARK -START BIT SPACE -STOP BIT BIT TIMES BIT SAMPLING

Figure 16.5. UART Modes 1, 2, and 3 Interconnect Diagram



DOODULED DE LOCA

31 Figure 16.6. UART Modes 2 and 3 Timing Diagram






Figure 16.7. UART Multi-Processor Mode Interconnect Diagram roceuro on a Master Slave Slave Slave Device Device 000 Device Device RX TX RX TX TX RX ΤX 000 000




40

Figure 17.2. T0 Mode 2 Block Diagram



COPPED CETOCT

G 1 Figure 17.3. To Mode 3 Block Diagram




h this had a

42

rocedica caraci

Figure 17.11. T2 Mode 0 Block Diagram









Figure 17.12. T2 Mode 1 Block Diagram



COCCHED DE 1901




45 Figure 17.19. Timer 3 Block Diagram




roesuro ceron

FIGURE 46




rocent caract

Figure 38.3. PCA Capture Mode Diagram



48
Figure 18.4. PCA Software Timer Mode Diagram



toespresses to see a see a

. . . .

HA SO Figure 18.5. PCA High Speed Output Mode Diagram




Figure 186. PCA PWM Mode Diagram






Figure 18.7. PCA Counter/Timer Block Diagram

